FALL 2019
PROF. IRIS BAHAR
SEPTEMBER 18,2019
LECTURE 5: TIMING HAZARDS \& COMBINATIONAL BLOCKS


MIDTERM EXAM

- Please mark your calendars:
- The midterm exam will be held on Wednesday, October 30
- In class, 90 minutes
- $15 \%$ of your total grade


## REVIEW: PRIME IMPLICANTS

- An implicant is a product/sum term obtained by combining adjacent squares
- A prime implicant is a product/sum term obtained by combining the maximum number of adjacent squares
- An essential prime implicant is
- A prime implicant
- ... that must be included in order to cover a "one" in the function
- This works with zeros to make Maxterms too
- To find a simplified expression that covers all "I" in the function:
- First find the essential prime implicants
- Then add prime implicants to cover the minterms that are not yet covered


| 1 | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 |

$\square$
is not essential (removing it
does not uncover a "I")


## PROCEDURE FOR DESIGNING A COMBINATIONAL CIRCUIT

I. Write the truth table
2. Derive a simplified Boolean expression for each output variable via

- Karnaugh-maps OR
- Derive a standard SOP/POS and simplify via Boolean algebra

3. Draw the logic diagram
4. Wire gates together $O R$ implement in Verilog
3 WAYS TO IMPLEMENT F = AB + CD
3 WAYS TO IMPLEMENT F = AB + CD

(a)

(b)

(c)

(b) NAND gates

## STATICVS.TRANSIENT BEHAVIOR

- So far we have only considered stead-state behavior of the logic circuits
- Signals at the output of gates do not change instantaneously


- How may this impact our circuit designs?



## TIMING HAZARDS IN CIRCUITS

- Hazard can occur when input change spans prime implicants that are disconnected groups

$$
\begin{aligned}
& a-1 \\
& b=1
\end{aligned}
$$



- Glitch corresponds to the transition $\mathrm{abc}=\mathrm{III} \rightarrow \mathrm{I} \mid 0$
- Glitch/hazard: A short pulse at the output of a circuit, when steady-state analysis predicts output does not change.
- Result of differences in propagation delay between paths
- Example: $f(a, b, c)=m_{3}+m_{4}+m_{6}+m_{7}$

$$
=a^{\prime} b c+a b^{\prime} c^{\prime}+a b c^{\prime}+a b c
$$

- What does the K-map look like and what is the minimized Boolean expression for the function?
$\qquad$


$$
f(a, b, c)=a c^{\prime}+b c
$$

- What does the circuit implementation look like?



## REMOVING GLITCHES

$$
f(a, b, c)=a c^{\prime}+b c+a b
$$

- By adding the term $a b$ we cover the transition $a b c=111 \rightarrow 110$ with a single prime implicant
- No glitch!


## PROBLEMS WITH GLITCHES

- Why are glitches bad?
- Depending on how the circuit's output is used, a system's operation may or may not be adversely affected
- May cause accidental update of data in memory units
- Logic switching translates to voltage changes and circuit capacitances being charged and discharged
$\rightarrow$ consequences in wasted energy consumption

$$
i=C \frac{d V}{d t} \quad P=i V=C V \frac{d V}{d t} \approx C V^{2}
$$

COMBINATIONAL BUILDING BLOCKS


- More complex functions built from basic gates
- Comparators
- Multiplexors
- Decoders
- Encoders
- Typically tens to hundreds of transistors
- Common building blocks for digital systems

- I-bit comparator


Multi-point connections


Multiple input sources

Multiple output destinations

## MULTIPLEXOR ("MUX")

- Connects one of $n$ inputs to the output
- "Select" control signals pick I of the $n$ sources
- $\log _{2} n$ select bits
- Useful when multiple data sources need to be routed to a single destination
- Often arises from resource sharing
- Example: select I-of- $n$ data inputs to an adder




## LOGIC FUNCTIONS USING MUXES

- Any function of $n$ variables can be implemented with a $2^{n}: 1$ multiplexor
- Input variables connected to select inputs
- Data inputs tied to 0 or I according to truth table



## LOGIC FUNCTIONS USING MUXES

- Any function of $n$ variables can be implemented with a $2^{n}: 1$ multiplexor
- How do we implement Cout with a single 4:I MUX?



## DECODER: DEFINITION

- $N$ inputs, $2^{N}$ outputs
- One-hot outputs: only one output HIGH at once



