

SCHEDULE THIS WEEK

- Jiwon Choe will be covering my lecture this Wednesday
 - Introduction to sequential logic
- McKenna Cisler will be holding a Verilog tutorial this THURSDAY from 5-7pm in the fishbowl
- He will be swapping his usual Wednesday hours with Andrew





SWITCHING THRESHOLD

- Define V_M to be the point where $V_{in} = V_{out}$ (both PMOS and NMOS in saturation since $V_{DS} = V_{GS}$)
- If V_M = V_{DD}/2, then this implies symmetric rise/fall behavior for the CMOS gate
- Recall at saturation, $I_D = (k'/2)(W/L) (V_{GS} V_{th})^2$,

• where
$$k'_n = \mu_n C_{ox} = \mu_n \varepsilon_{ox} / t_{ox}$$

• Setting
$$I_{Dp} = -I_{Dn}$$
 $\frac{k'_n}{2} \frac{W_n}{L_n} (V_M - V_{thn})^2 = \frac{k'_p}{2} \frac{W_p}{L_p} (V_M - V_{thp})^2$

• Assuming
$$V_{thn} = -V_{thp}$$
 $\frac{W_p/L_p}{W_n/L_n} = \frac{k'_n}{k'_p} = \frac{\mu_n}{\mu_p}$, if $L_p = L_n$, $W_p = W_n \cdot \frac{\mu_n}{\mu_p}$

MOS STRUCTURE RESISTANCE

 The simplest model assumes the transistor is a switch with an infinite "off" resistance and a finite "on" resistance R_{on}

$$V_{GS} \ge V_T$$

s ______ R_on ____ D

- However R_{on} is nonlinear, time-varying, and dependent on the operation point of the transistor
- How can we determine an equivalent (constant and linear) resistance to use instead?

























