DIGITAL ELECTRONICS SYSTEM DESIGN

## ADJUSTED TA AND OFFICE HOURS

- McKenna will be out of town this Friday
- No morning lab hours this Friday
- Extra lunchtime hours Tues., and Thurs. this week

PROF. IRIS BAHAR
OCTOBER 21, 2019
LECTURE I3: TRANSMISSION GATES FOR LATCH/FF DESIGN

- I will have office hours today after class, but may have to leave a bit early
- No office hours this Tuesday, Oct. 22 (I will be out of town)
- If you would like to meet with me this week, please send me an email to schedule a separate time


## D LATCH

## LATCH RACE PROBLEM



Which value of $B$ is stored?

Two-sided clock constraint

$$
\begin{aligned}
& \mathrm{T} \geq \mathrm{t}_{\mathrm{c}-\mathrm{q}}+\mathrm{t}_{\text {plogic }}+\mathrm{t}_{\mathrm{su}} \\
& \mathrm{~T}_{\text {high }}<\mathrm{t}_{\mathrm{c}-\mathrm{q}}+\mathrm{t}_{\mathrm{cdlogic}}
\end{aligned}
$$



## NMOS TRANSISTORS IN SERIES/PARALLEL

- So far we have assumed that primary inputs are only allowed to drive gate terminals of MOS transistors.
- Now assume primary inputs can drive both gate and source/drain terminals
- NMOS switch closes when the gate input is high

- Remember - NMOS transistors pass a strong 0 but a weak


## VTC OF PASS TRANSISTOR AND GATE

## NMOS ONLY PT DRIVING AN INVERTER



- Pure PT logic is not regenerative: signal gradually degrades after passing through a number of PTs
$\square$ fix with static CMOS inverter insertion

- $\mathrm{V}_{\mathrm{x}}$ does not pull up to $\mathrm{V}_{\mathrm{DD}}$, but $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{Tn}}$
- Threshold voltage drop causes static power dissipation ( $M_{2}$ may be weakly conducting forming a path from $V_{D D}$ to GND)


## MUX BASED LATCHES

- Change the stored value by cutting the feedback loop


Negative Latch
$Q=\operatorname{clk} \& Q \quad \mid \quad$ !clk \& D transparent when the clock is low

clk
Positive Latch
$Q=!c \mathrm{ck} \& Q \quad \mid \quad \mathrm{ck} \& D$ transparent when the clock is high

## TG MUX BASED LATCH



.
$\qquad$ (transparent mode)
clk !clk


MASTER SLAVE EDGETRIGGERED FLIP-FLOP


## MASTER SLAVE TIMING PROPERTIES

- Assume propagation delays are $t_{\text {pd_inv }}$ and $t_{\text {pd_t } x}$, that the contamination delay is 0 , and that the inverter delay to derive !clk is 0
- Set-up time - time before rising edge of clk that D must be valid

$$
3 * t_{\mathrm{pd} \mathrm{\_inv}}+\mathrm{t}_{\mathrm{pd} \_\mathrm{Lx}}
$$

- Propagation delay - time for $\mathrm{Q}_{\mathrm{M}}$ to reach Q

$$
\mathrm{t}_{\mathrm{pd} \_\mathrm{inv}}+\mathrm{t}_{\mathrm{pd} \_ \text {_x }}
$$

- Hold time - time D must be stable after rising edge of clk


## SEGREGATING BLOCKING AND NONBLOCKING ASSIGNMENTS

- Why segregate blocking and non-blocking assignments to separate always blocks?
- always blocks start when triggered and scan their statements sequentially
- Blocking assignment: = (completes assignment before next statement executes)
- Non-blocking: <= (all such statements complete at once at end of the always block)

MIXED ALWAYS BLOCK FOR A FUNNY
SHIFTER
module funnyshifter (input data, clk, output reg [3:0] yout);
reg [3:0] asig;
initial asig $=4^{\prime} b 0000$;
always @ (posedge clk) begin
asig[1] = asig[0];
asig[2] = asig[1]
asig[3] = asig[2];
asig[0] = data;
yout[3:1] <= asig[3:1];
yout[0] <= data;
end
endmodule


DESIGNER'S PROBABLE INTENTION BLOCK DIAGRAM


## DIFFERENT STATEMENT ORDER - <br> DESIGNER'S PROBABLE INTENTION

module funnyshifter (input data, clk, output reg [3:0] yout);
reg [3:0] asig;
initial asig $=4^{\prime}$ b0000;
always @ (posedge clk) begin asig[3] = asig[2];
asig[2] = asig[1];
asig[1] = asig[0];
asig[0] = data;
yout[3:1] <= asig[3:1];
yout[0] <= data;
end
endmodule

## THE RIGHT WAY TO DO IT:

module funnyshifter (input data, clk, output reg [3:0] yout);
reg [3:0] asig;
initial asig $=4$ 'b0000; $/ /$ Note: this line initializes only the simulator
always @ (posedge clk) begin
asig $<=$ \{asig[2:0], data\}; // non-blocking unambiguous D-ff's
yout[3: I] <= asig[3:I];
yout[0] <= data;
end
endmodule

## A STRONG STYLE PREFERENCE:

- Rule: in any always block, you must not leave ambiguity
- all possible input conditions should have fully specified output conditions
- Common logic expression formats include:

Option I: always @ (*) begin
if ( $\mathrm{adv}=1 \mathrm{~b} \mid$ ) next $=0 ; / / /$ will get latch or permanent $0 ;$
end

Option 2: always @ (*) begin //PREFERRED STYLE
case(adv) "USE case0 for mutiple choices
|'bl: next $=0$;
$1{ }^{\prime} \mathrm{b} 0$ : next $=1 ; \quad$ / Preferable to include all cases
endcase

Option 3: assign next $=$ adv $? 0: 1: 1 / /$ Satisfactory for $\quad$.

