

ADJUSTED TA AND OFFICE HOURS

- McKenna will be out of town this Friday
 - No morning lab hours this Friday
 - Extra lunchtime hours Tues., and Thurs. this week
- I will have office hours today after class, but may have to leave a bit early
- No office hours this Tuesday, Oct. 22 (I will be out of town)
- If you would like to meet with me this week, please send me an email to schedule a separate time



























MASTER SLAVE TIMING PROPERTIES

- Assume propagation delays are t_{pd_inv} and t_{pd_tx}, that the contamination delay is 0, and that the inverter delay to derive !clk is 0
- Set-up time time before rising edge of clk that D must be valid

 $3 * t_{pd_{inv}} + t_{pd_{tx}}$

Propagation delay - time for Q_M to reach Q

 $t_{pd_inv} + t_{pd_tx}$

• Hold time - time D must be stable after rising edge of clk

zero

SEGREGATING BLOCKING AND NON-BLOCKING ASSIGNMENTS

- Why segregate blocking and non-blocking assignments to separate always blocks?
 - always blocks start when triggered and scan their statements sequentially
 - Blocking assignment: = (completes assignment before next statement executes)
 - Non-blocking: <= (all such statements complete at once at end of the always block)

MIXED ALWAYS BLOCK FOR A FUNNY SHIFTER

module funnyshifter (input data, clk, output reg [3:0] yout); reg [3:0] asig;

initial asig = 4'b0000;

```
always @ (posedge clk) begin
    asig[1] = asig[0];
    asig[2] = asig[1];
    asig[3] = asig[2];
    asig[0] = data;
    yout[3:1] <= asig[3:1];
    yout[0] <= data;
end
```

endmodule



DESIGNER'S PROBABLE INTENTION – BLOCK DIAGRAM



DIFFERENT STATEMENT ORDER -DESIGNER'S PROBABLE INTENTION

module funnyshifter (input data, clk, output reg [3:0] yout);

reg [3:0] asig; initial asig = 4'b0000;

endmodule

THE RIGHT WAY TO DO IT:

module funnyshifter (input data, clk, output reg [3:0] yout);

reg [3:0] asig; initial asig = 4'b0000; // Note: this line initializes only the simulator

always @ (posedge clk) begin

asig <= {asig[2:0], data}; // non-blocking unambiguous D-ff's
yout[3:1] <= asig[3:1];
yout[0] <= data;
end</pre>

endmodule

endcase

SUGGESTED RULES AND STYLES

 "Avoid writing modules that... mix the creation of state... in an *always* @ posedge block with the definition of the next-state function...(This) sidesteps a tremendous amount of confusion and frustration that result from incorrect use of blocking = versus non-blocking <= assignment."

Dally and Harting, Digital Design a Systems Approach, pp. 593-594

 "Two rules are so important this is the only place that you'll find bold font in this book.

> Always use **blocking** assignments (=) in *always* blocks intended to create combinational logic. Always use **non-blocking** assignments (<=) in *always* blocks intended to create registers. Do not mix blocking and non-blocking logic in the same *always* block."

John F. Wakerly, Digital Design Principles and Practices, pg. 316.

Option 3: assign next = adv ? 0 : 1; // Satisfactory for single bit usage inside or outside always block