

## ADJUSTED LAB HOURS


- Jarod moved his hours from this Monday to TODAY from 6:30-8:30pm.
  - You have an extra 2 hours to complete your group 2 labs
- Pratistha is canceling her hours this Friday and instead holding additional hours 12-1pm on Tuesday Nov. 26, Dec. 3
- I've updated the calendar


## LABS A, B, & C


- Prof. Patterson has set up an FPGA board with a speaker on one of the computers on the south side of the lab.
  - Use this setup for lab B
  - Should work for lab C but still needs to be validated
- Other lab setups will be put out later this week or early next week.


## INTEGER MULTIPLICATION REVISITED

- Right shift and add
- Partial product rows accumulated from top to bottom on an N-bit adder
- Time for N bits Tserial\_mult =  $O(N t_{adder}) = O(N^2)$  for a RCA
- Making it faster
  - Use a faster adder
  - Use carry-save-adders and avoid carry propagate at each cycle
  - Use multiple adders (array multiplier) with carry save adder cells.
    - Can be easily and efficiently pipelined












Avoid waiting for carry to ripple through at each stage (save for later)







## 3

