#1. 8-bit ripple carry adder



worst case path in ripple carry adder: Inputs to FAO propagating all the way to FAD (as the carry bit)



In each full adder, the worst case path goes through the AND gate and the OR gate (the circuit that computes the carry out bit). The delay in this path is

(FA:

But in FA7 (the full-adder that computes the most significant bit). the worst case path to the sum output (S7) will go through only an XOR gate. Since there are 8 full-adders in an 8-bit ripple carry adder, the worst case delay for any sum output would be



#2. 8-bit carry lookahead adder w/ 4-bit ripple-carry





(In the Figure above that connects the two 4-bit CLA blocks. I denoted the CLA block for least significant 4 bits as CLAD, and the CLA block for most significant 4 bits as CLAQ.)

$$= (\text{worst-case delay } \text{Ar carry-bit in CLA})$$

$$+ (\text{delay from } \text{Co to } \text{S}_3 \text{ in CLA} \text{Q})$$

$$= (\text{txor} + 3 \cdot \text{tano} + 4 \text{ tor}) + (3 \cdot (\text{tano} + \text{tor}) + \text{txor})$$

$$= (3 + 6 + 8) + (12 + 3) = (32)$$

(2) the goal is to minimize chip area (and don't care about delay)

#4. [4×4 multiplier using ROM]

The address input would be 8-bits. with the 4 most significant bits being the multiplicand and the 4 least significant bits being the multiplier. (could be vice versa)

There will be $2^8 = 256$ words in this ROM. The word activated by the input address would store the multiplication result. Each word would be 8 bits long.

The size of the ROM array would be $256 \times 8 = 2048$ bits,

the carry-save multiplier uses the Carry-save adder



The critical path is through the shaded half adders and full adders. (propagated carry-outs that affect r_{7}).

The worst case delay in this would be: (delay of AND gate) + (delay in generating carry-out in HA) × 2 + (delay in generating carry-out in FA) × 4 + (delay in generating sum in HA) = t_{a} + $2t_{b}$ + 4× $2t_{b}$ + t_{b} = $(2t_{b})$ #6. As the number of bits in the multiplicand and Multiplier increase, the critical path delay in the carry-save multiplier will increase. If the decoder logic for ROM addressing has smaller worst-case delay, the ROM-based multiplier could be faster. However, the ROM-based multiplier will require much more transistors to implement (proportional to array size).

#7. (a) 1011_2 unstgned: $2^3 + 2' + 2^\circ = 11$ 1s' complement: $-1 \times (100)_2 = -4$ 2's complement: $-2^3 + 2' + 2^\circ = -5$ (b) 1100_2 unstgned: $2^3 + 2^2 = 12$

- 1's complement : $-1 \times (011)_2 = -3$
 - 2's complement : $-2^3 + 2^2 = -4$

(c)
$$10100100_2$$

 $unstoyned: 2^n + 2^5 + 2^2 = 164$
 $1's complement: -1 \times (1011011)_2 = -91$
 $2's complement: -2^n + 2^5 + 2^2 = -92$

(d)
$$|0011110_2|$$

unstrand: $2^7 + 2^4 + 2^3 + 2^2 + 2' = 158$
1s' complement: $-1 \times (1100001)_2 = -97$
2's complement: $-2^9 + 2^4 + 2^3 + 2^2 + 2' = -98$

```
(e) 01001001_2

unstigned : Z^6 + Z^3 + Z^6 = \Pi 3

1s' complement, Z's complement are the same as

unstigned for positive numbers.
```