## Two Examples of ABEL Language Programming of a PLD: With and Without Finite State Machine Syntax

Module	ctrpal2a	"Note: a 'Module' line followed by project name is "required. This statement marks the beginning of "a section that must terminate with an 'END' statement									
		tends until the next quote or the									
Title	'PAL 2-Bi	2-Bit Counter in 16V8 by ABEL'									
ctrpal2a	DEVICE	'P16V8'; // This lines specifies the device // architecture									
@Alternate;		<pre>//Changes the Boolean operator set to what I like. You //can leave it out and use the operators ! &amp; # \$ !\$ instead. //The double '//' starts a comment the same way a quote //does, but the comment ends with the end of line regardless of //any slashes or quotes in the line.</pre>									
Q1, Q0	PIN	18, 16	ISTYPE	'REG';	<pre>//Assigns the signal names Q1 and Q0 to //pins 18 and 16 respectively. Also //directs that these are registered //(D-flipflop) outputs.</pre>						
GOING	PIN	13	ISTYPE	'COM';	//Combinational output called GOING //on pin 13.						
CLOCK	PIN	1	:								
/OE	PIN	11	;								
UP	PIN	2	;								
HALT	PIN	3	;								
EQUATI	ONS										
[Q1Q0].CLK		=	CLOCK;	//The notation [Q1Q0] specifies all the //signals in the "range" Q1 to Q0. This does //not save much space here but would help, //for example, with [Q10Q0] meaning Q10, //Q9, Q8, Q7,Q1, Q0.							
[Q1Q0]. GOING.(	OE DE	=	OE; OE;	//Sets ou	utput enable of outputs from OE input.						
Q1	:=	HALT*Q	ALT*Q1.FB + /HALT*(UP*Q0.FB + /UP*(/Q1.FB*/Q0.FB								
Q0	:=	+ Q1.FB*Q0.FB); HALT*Q0.FB + /HALT*/Q0.FB;									
GOING	=	/HALT;									
END;											

Module	ctrpal2a	"Note: a 'Module' line followed by project name is "required. This statement marks the beginning of "a section that must terminate with an 'END' statement									
			"Also the q "a commen "end of the	uote charac at that exter line.	cter marks th nds until the	e beginning of next quote or the					
Title	Fitle 'PAL 2-Bit Counter in 16V8 by ABEL'										
ctrpal2a	DEVICE	'P16V8';	'8'; // This lines specifies the device // architecture								
@Alternate;		<pre>//Changes the Boolean operator set to what I like. You //can leave it out and use the operators ! &amp; # \$ !\$ instead. //The double '//' starts a comment the same way a quote //does, but the comment ends with the end of line regardless of //any slashes or quotes in the line.</pre>									
Q1, Q0	PIN	18, 16	ISTYPE	'REG';	//Assigns //pins 18 a //directs tl //(D-flipfle	the signal names Q1 and Q0 to and 16 respectively. Also hat these are registered op) outputs.					
GOING	PIN	13	ISTYPE	'COM';	//Combina	ational output called GOING					
ROLLING	PIN	14	ISTYPE	'COM';	//Combina //counter	ational output indicating rollover.					
CLOCK	PIN	1	;								
/OE UP	PIN PIN	11 2	;								
HALT	PIN	3	;								
"Declare th	ie present st	ate vector.									
PRES_STATE = [Q1Q0];			<pre>//The notation [Q1Q0] specifies all the //signals in the "range" Q1 to Q0. This does //not save much space here but would help, //for example, with [Q10Q0] meaning Q10, //Q9, Q8, Q7,Q1, Q0.</pre>								
"Define the "state and	e state value the output a	s constan ire the same	ts. Since thi . Label by b	s is a count binary value	er, the e of the coun	t.					
OUT0 = [0, OUT1 = [0, OUT1 = [0, OUT2 = [1, OUT2 = [1, OUT3 = [1	. 0]; , 1]; , 0]; , 1];	//Q1 = 0,	= 0, $Q0 = 0$ for this state count = 0.								
STATE_DI	AGRAM	PRES_STA	TE	"STATE_D "the state 1 "diagram.	DIAGRAM is machine tran This is the u	a reserved word to label sition table or ıp/down logic.					
STATE	OUT0: IF (GOING == 0) THEN OUT0 ELSE IF (UP == 1)										
STATE	THEN OUT1 ELSE OUT3; OUT1: IF (GOING == 0) THEN OUT1 ELSE IF (UP == 1)										
STATE	OUT2:	IZ ELSE OU IF (GOINC	z = 0) THEN OUT2 ELSE IF (UP == 1)								
STATE	THEN OU OUT3: THEN OU	HEN OUT3 ELSE OUT1; UT3: IF (GOING == 0) THEN OUT3 ELSE IF (UP == 1) HEN OUT0 ELSE OUT2;									
EQUATIONS		"Clock declaration (and output enable declaration if used) "and signals derived from the state or input bits by logical "operations.									
PRES_STATE.CLK		=	CLOCK; "Pin 1 is only possible clock for 16V "architecture								
ROLLING	= UP*Q1.FI	3*Q0.FB + /	UP*/Q1.FB <sup>,</sup>	*/Q0.FB	"HIGH for	the clock cycle					
GOING =		/HALT;				before counter rolls over.					

END;