

### CLARIFICATION ABOUT DEADLINES

- Labs are due in groups:
  - Group 1: labs 0-3 due by Sunday, Oct. 6 (lab | & 2 both required)
- Group 2: labs 4-9 due by Sunday, Nov. 17 (lab 9, and either 7 or 8 required)
- Group 3: labs A and B due by Friday, Dec. 6
- Group 4: labs C and D due by Thursday, Dec. 13 (one of lab B, C, D required)
- The last week before the final exam can be used as a grace period:
  - Up to one additional lab from group 1-3 can be checked off between Dec. 7-13
  - Labs may be checked off earlier, but if completed after the group deadline, they will count as being checked off during exam week
  - Only one lab a day credited in exam week
- Plan ahead! Don't wait until exam week to finish all your labs!

### **IBM STUDENT DESIGN WORKSHOP**

### WHEN: October 12, 2019

TIME: 9:00am-5:00pm

or for a course)



- Advanced registration is required. Please reserve your spot by Thursday, Oct. 3 at https://forms.gle/ynUg4rixsJbTy8Qj6
- Email Elizabeth Austin or Jennifer Casasanto for additional questions.

Open to all students, but geared mostly toward engineering students in their junior year. • IBM facilitators will guide students through design

## NMOS I-V SUMMARY

Shockley 1<sup>st</sup> order transistor models

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_{th} \quad \text{cutoff} \\ \beta \left( V_{gs} - V_{th} - \frac{V_{ds}}{2} \right) V_{ds} \quad V_{ds} < V_{dsat} \quad \text{linear} \\ \frac{\beta}{2} \left( V_{gs} - V_{th} \right)^2 & V_{ds} > V_{dsat} \quad \text{saturation} \end{cases}$$



CMOS INVERTER: STEADY STATE RESPONSE



### CMOS PROPERTIES

- Full rail-to-rail swing → high noise margins
  - Logic levels independent of device sizes → ratioless
- Always a path to V<sub>dd</sub> or GND in steady state → less sensitive to noise
- nearly zero steady-state input current
- No direct path steady-state between power and ground
  - no static power dissipation
- Propagation delay is a function of load capacitance and resistance of transistors















# PULL UP RESISTORS AND TRISTATE DRIVERS

- Lab 2 discusses use of pull-up resistors and tristate drivers
- Why use them?

INTRODUCTION TO THE VERILOG HARDWARE DESCRIPTION LANGUAGE



### 2:4 DECODER: STRUCTURAL

| <pre>// Gate-level (structural) description of 2-to-4 decoder<br/>module decoder_2x4_gates(D, A, B, enable_);<br/>output [3:0] D;<br/>input A, B, enable_;<br/>wire A_not, B_not, enable_not; multi-bit output</pre> |
|--|
| <pre>not G1(A_not, A);</pre>   |
| <pre>not G2(B_not, B);</pre>   |
| <pre>not G3(enable_not, enable_);</pre>  |
| <pre>nand G4(D[0], A_not, B_not, enable_not);</pre>  |
| <pre>nand G5(D[1], A_not, B, enable_not);</pre>  |
| <pre>nand G6(D[2], A, B_not, enable_not);</pre>  |
| <pre>nand G7(D[3], A, B, enable_not);</pre>  |
| endmodule  |

# Description of 2-to-4 decoder module decoder\_2x4\_df(D, A, B, enable\_); output [3:0] D; input A, B, enable\_; assign D[0] = ~((~A) & (~B) & (~enable\_)); assign D[1] = ~((~A) & B & (~enable\_)); assign D[2] = ~(A & B & (~enable\_)); assign D[3] = ~(A & B & (~enable\_)); endmodule

