



EN1600
Design and Implementation of
VLSI Systems
Fall 2016

Lecture 4 & 5: The MOS Transistor


Reading: Chapter 2, Weste & Harris September 19, 21, 2016
 Prof. R. Iris Bahar


 **BROWN**

© 2016 R.I. Bahar
 Portions of these slides taken from Professors
 J. Rabaey, J. Irwin, V. Narayanan, and S. Reda

 **BROWN**
Cadence tool suite tutorial


- The full tutorial can be found online on the course webpage:
 - Click on “Assignments”
- Please have your completed layout ready for Marc to view by the end of Wednesday, September 21
 - Instructions are on the webpage
- Completing the entire tutorial will put you in good shape for the first homework assignment.


 **BROWN**
CMOS process at a glance



- One full photolithography sequence per layer (mask)
- Built (roughly) from the bottom up


5 metal 2
 4 metal 1
 2 polysilicon
 3 source and drain diffusions
 1 tubs (aka wells, active areas)

 **BROWN**
Final Product: CMOS inverter



I skipped a lot of steps!

Final layout of your inverter



- Active region
- Pimplant, nwell
- Source/drain contacts
- VtH implant
- Nimplant, pwell
- Body contacts
- Input/output connections

Feature size (λ vs. absolute dimensions)

- Feature size: minimum distance between source and drain of transistor
- Using λ rules:
 - If $\lambda=45\text{nm}$ and feature size $= 2\lambda$, feature size 90nm
- Note that we are using **absolute dimensions** for our layout.
 - 45nm library
 - Minimum feature size $= 50\text{nm}$
 - $L_{\text{effective}} \approx 45\text{nm}$








FIG 2.6 Transistor dimensions

The inside of an integrated circuit






nMOS transistor

$g=0$ $g=1$



OFF ON



- $g=0$: gate is at low voltage ($V_{gs} < V_{tn}$)
 - p-type body is at low voltage
 - source and drain junction diodes are OFF
 - transistor is **OFF** (no current flows)
- $g=1$: gate is at a high voltage ($V_{gs} \geq V_{tn}$)
 - negative charge attracted to body
 - inverts a channel under gate to n-type
 - transistor is **ON** (current flows)
 - transistor acts as resistor

pMOS transistor

g = 0
s → d
g = 1
s ← d

Polysilicon
SiO₂
Source Gate Drain
p+ n p+
bulk Si

- $g=0$: gate is at low voltage ($|V_{gs}| > |V_{tp}|$)
 - positive charge attracted to body
 - inverts channel under gate to p-type
 - transistor is **ON** (current flows)
- $g=1$: gate is at a high voltage ($|V_{gs}| \leq |V_{tp}|$)
 - n-type body is at high voltage
 - Source and drain junctions are OFF
 - transistor is **OFF** (no current flows)

MOS Capacitor

polysilicon gate
silicon dioxide insulator
p-type body

- Gate and body form MOS capacitor
- Operating modes
 - Accumulation
 - Depletion
 - Inversion

Threshold voltage concept

V_{GS}
G
S D
n channel p substrate region
depletion region
B

substrate and gate form plates of capacitor

- **Depletion region**: area devoid of mobile carriers (holes)
- **Inversion layer**: n-channel region under oxide
- The value of V_{GS} where strong inversion occurs is called the threshold voltage, V_T

nMOS Cutoff

$V_{gs} = 0$
g
s d
n+ n+
p-type body
b

- No channel
- $I_{ds} = 0$

nMOS Linear

- Channel forms
- Current flows from d to s
 - e^- from s to d
- I_{ds} increases with V_{ds} , V_{gs}
- Similar to linear resistor

nMOS saturation

- Channel pinches off
- I_{ds} independent of V_{ds}
- We say current saturates
- Similar to current source

Channel charge

- MOS structure looks like parallel plate capacitor while operating in inversion
 - Gate – oxide – channel
- $Q_{channel} = CV$
- $C = C_g = \epsilon_{ox} WL / t_{ox} = C_{ox} WL$
- $V = V_{gc} - V_t = (V_{gs} - V_{ds}/2) - V_t$

$C_{ox} = \epsilon_{ox} / t_{ox}$

Crossing the channel

- Now we know
 - How much charge $Q_{channel}$ is in the channel
- How much time t does it take to cross channel?
 - $t = \frac{L}{v} = \frac{L}{\mu E}$, where μ is mobility, E is electric field across the channel, or $E = V_{ds}/L$
 - So now, $t = \frac{L}{\mu \frac{V_{ds}}{L}} = \frac{L^2}{\mu V_{ds}}$
 - for NFETs: $\mu_n = 500 \text{ cm}^2/\text{V-sec}$
 - for PFETs: $\mu_p = 180 \text{ cm}^2/\text{V-sec}$

nMOS Linear I-V

- Now we know
 - How much charge Q_{channel} is in the channel
 - How much time t each carrier takes to cross

$$I_{ds} = \frac{Q_{\text{channel}}}{t}$$

$$= \mu C_{\text{ox}} \frac{W}{L} \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds}$$

$$= \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} \quad \beta = \mu C_{\text{ox}} \frac{W}{L}$$

nMOS Saturation I-V

- When $V_{ds} > V_{dsat} = V_{gs} - V_t$
 - channel is no longer inverted around the drain;
 - channel pinches off near drain
- Increasing V_{ds} has no further effect on current

$$I_{ds} = \beta \left(V_{gs} - V_t - \frac{V_{dsat}}{2} \right) V_{dsat}$$

$$= \frac{\beta}{2} (V_{gs} - V_t)^2$$

nMOS I-V Summary

- Shockley 1st order transistor models

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t & \text{cutoff} \\ \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} & V_{ds} < V_{dsat} & \text{linear} \\ \frac{\beta}{2} (V_{gs} - V_t)^2 & V_{ds} > V_{dsat} & \text{saturation} \end{cases}$$

I-V relation: saturation mode

For long channel devices





- When $V_{DS} \geq V_{GS} - V_T$





Substitute $(V_{GS} - V_T)$ for V_{ds} from eqn. in linear mode since channel voltage remains fixed

$$I'_D = \frac{\mu C_{\text{ox}}}{2} \frac{W}{L} (V_{GS} - V_T)^2$$
- However, the effective length of the conductive channel reduces with further increases in V_{DS} , so

$$I_D = I'_D (1 + \lambda V_{DS})$$

where λ = channel-length modulation





Threshold drops

Why PMOS for PUN and NMOS for PDN?

PUN

Left: PMOS transistor with source at V_{DD} and drain at 0. Output voltage is $0 \rightarrow V_{DD}$. Load capacitor C_L is at the drain.

Right: PMOS transistor with source at V_{DD} and drain at 0. Output voltage is $0 \rightarrow V_{DD} - V_{Tn}$. Load capacitor C_L is at the drain. Gate voltage V_{GS} is indicated.

PDN

Left: NMOS transistor with source at 0 and drain at V_{DD} . Output voltage is $V_{DD} \rightarrow 0$. Load capacitor C_L is at the drain.

Right: NMOS transistor with source at 0 and drain at V_{DD} . Output voltage is $V_{DD} \rightarrow |V_{Tp}|$. Load capacitor C_L is at the drain. Gate voltage V_{GS} is indicated.

Lab #0 due today

- For now, please send your files to Marc directly for him to review
- Eventually, we are trying to set up private readable directories with CCV
- Due by end of today
- Lab #1 will be available later today

Threshold voltage (body effect)

$$V_T = V_{T0} + \gamma \left(\sqrt{(-2)\phi_F + V_{SB}} - \sqrt{2\phi_F} \right)$$


- V_{T0} is the threshold voltage at $V_{SB} = 0$ and is mostly a function of the manufacturing process
 - V_{SB} is the source-bulk voltage
- $\phi_F = -\phi_T \ln(N_A / n_i)$ is the Fermi potential
- $\phi_T = kT/q = 26\text{mV}$ at 300K is the thermal voltage; N_A is the acceptor ion concentration; $n_i \approx 1.5 \times 10^{10} \text{ cm}^{-3}$ at 300K is the intrinsic carrier concentration in pure silicon
- $\gamma = \sqrt{(2q\epsilon_{si}N_A) / C_{ox}}$ is the body-effect coefficient
- Expresses the impact of changes in V_{SB} .
- ϵ_{si} is the permittivity of silicon; C_{ox} is the cap. per unit area of the gate oxide

The transistor modeled as a switch

Model as a switch with infinite off resistance and a finite on resistance, R_{on}



(for $V_{GS} = V_{DD}$, $V_{DS} = V_{DD} \rightarrow V_{DD}/2$)


- Resistance inversely proportional to W/L (doubling W halves R_{on})
- For $V_{DD} \gg V_T + V_{DSAT}/2$, R_{on} independent of V_{DD}
- Once V_{DD} approaches V_{Tr} , R_{on} increases dramatically




Voltage transfer characteristics

- What happens when input voltage is not “at rail”
- $V_{in} < V_{DD}$, or $V_{in} > Gnd$?
- If the transistor is ON, then voltage at output will change, but will not go to rail.





- ### CMOS properties
- Full rail-to-rail swing → high noise margins
 - Logic levels independent of device sizes → *ratioless*
 - Always a path to V_{DD} or GND in steady state → less sensitive to noise
 - nearly zero steady-state input current
 - No direct path steady-state between power and ground
 - no static power dissipation
 - Propagation delay is a function of load capacitance and resistance of transistors




- ### Switching threshold
- Define V_M to be the point where $V_{in} = V_{out}$ (both PMOS and NMOS in saturation since $V_{DS} = V_{GS}$)
 - If $V_M = V_{DD}/2$, then this implies *symmetric rise/fall* behavior for the CMOS gate
 - Recall at saturation, $I_D = (k'/2)(W/L)(V_{GS} - V_T)^2$,
 - where $k'_n = \mu_n C_{ox} = \mu_n \epsilon_{ox} / t_{ox}$
 - Setting $I_{Dp} = -I_{Dn}$

$$\frac{k'_n W_n}{2 L_n} (V_M - V_{Tn})^2 = \frac{k'_p W_p}{2 L_p} (-V_M - V_{Tp})^2$$
 - Assuming $V_{Tn} = -V_{Tp}$

$$\frac{W_p / L_p}{W_n / L_n} = \frac{k'_n}{k'_p} = \frac{\mu_n}{\mu_p}$$

Relative Transistor Sizing

- When designing static CMOS circuits, balance the driving strengths of the transistors by making the PMOS section wider than the NMOS section to
 - maximize the noise margins and
 - obtain symmetrical characteristics




MOS Structure Resistance

- The simplest model assumes the transistor is a switch with an infinite “off” resistance and a finite “on” resistance R_{on}

$$V_{GS} \geq V_T$$

- However R_{on} is nonlinear, time-varying, and dependent on the operation point of the transistor
- How can we determine an equivalent (constant and linear) resistance to use instead?



BROWN

Equivalent MOS Structure Resistance

$$R_{eq} = \frac{3}{4} \frac{V_{DD}}{I_{DSAT}}$$

where


$$I_{DSAT} = \frac{\mu C_{ox}}{2} \frac{W}{L} \left((V_{DD} - V_T) V_{DSAT} - \frac{V_{DSAT}^2}{2} \right)$$

so,

$$R_{eq} = \frac{3}{2\mu C_{ox}} \frac{L}{W} \frac{V_{DD}}{(V_{DD} - V_T) V_{DSAT} - \frac{V_{DSAT}^2}{2}}$$

$$R_{eq_{NMOS}} \propto \frac{L}{\mu_n W}, \quad R_{eq_{PMOS}} \propto \frac{L}{\mu_p W}$$

R_{eq} is essentially independent of V_{DD} as long as $V_{DD} \gg V_T + V_{DSAT}/2$



V _{DD} (V)	R _{eq} (Ohm) × 10 ⁵
0.5	6.5
0.75	2.5
1.0	0.5
1.25	0.2
1.5	0.1
2.0	0.05
2.5	0.05