































Intrinsic delay term, p			
• The more	involved the structure	of the com	plex gate, the
nigner me	e intrinsic delay compa	rea to an I	nverter
	Gate Type	Р	7
	Inverter	1	7
	inventor		
	n-input NAND	n	_
	n-input NAND n-input NOR	n n	-
	n-input NAND n-input NOR n-way mux	n n 2n	_















 c_{g,2} = 1.93 → gate a is 1.93X size of minimum sized NAND3. Minimum sized nand3 is 5/3 as big as min sized nand so S_o = 1.93X 3/5 = 1.16 (i.e. NAND is 1.16X size of minimum sized NAND3)