





EN1600
Design and Implementation of
VLSI Systems
Fall 2016

Lecture 13 & 14: static/dynamic latch design & power dissipation

Reading: Chap. 10, sections 10.1-10.3 Oct. 31, Nov. 2, 2016
 Chap. 5, sec. 5.1-5.3 Prof. R. Iris Bahar
 Weste & Harris

 **BROWN**

© 2016 R.I. Bahar
 Portions of these slides taken from Professors
 J. Rabaey, J. Irwin, V. Narayanan, and S. Reda



Latch race problem

Which value of B is stored?

Two-sided clock constraint

$$T \geq t_{c-q} + t_{plogic} + t_{su}$$

$$T_{high} < t_{c-q} + t_{cdlogic}$$

Master slave edge-triggered flip-flop

clk = 0 transparent hold

clk = 0 → 1 hold transparent

Master slave edge-triggered design

master transparent slave hold

master hold slave transparent

Master slave timing properties

- Assume propagation delays are t_{pd_inv} and t_{pd_tx} , that the contamination delay is 0, and that the inverter delay to derive $!clk$ is 0
- Set-up time** - time before rising edge of clk that D must be valid
 $3 * t_{pd_inv} + t_{pd_tx}$
- Propagation delay** - time for Q_M to reach Q
 $t_{pd_inv} + t_{pd_tx}$
- Hold time** - time D must be stable after rising edge of clk
 zero

Non-Ideal Clocks

clk
!clk

Ideal clocks

clk
!clk

Non-ideal clocks
clock skew

1-1 overlap

0-0 overlap

Example of clock skew problems

- **Race condition:** direct path from D to Q during the short time when both clk and !clk are high (1-1 overlap)
- **Undefined state:** both B and D are driving A when clk and !clk are both high
- **Dynamic storage:** when clk and !clk are both low (0-0 overlap)

Pseudo-static two-phase flip-flop

clk1
clk2

master transparent
slave hold

dynamic storage

master hold
slave transparent

$t_{non_overlap}$

Master slave edge-triggered design

Nice design but requires a lot of transistors

Reduced load flip-flop

- Clock load per register is important since it directly impacts the power dissipation of the clock network.
- Can reduce the clock load (at the cost of robustness) by making the circuit ratioed

- To switch the state of the master, T_1 must be sized to overpower I_2
- To avoid reverse conduction, I_4 must be weaker than I_1 .

Dynamic edge triggered flip-flop

master transparent
slave hold

master hold
slave transparent

$t_{su} = t_{pd_tx}$
 $t_{hold} = \text{zero}$
 $t_{c-q} = 2t_{pd_inv} + t_{pd_tx}$

Dynamic flip-flop race conditions

0-0 overlap race condition
 $t_{\text{overlap}0-0} < t_{T1} + t_{I1} + t_{T2}$
 No change on output should be detected





1-1 overlap race condition
 $t_{\text{overlap}1-1} < t_{\text{hold}}$
 Change at output should reflect stable value



Note that you can have 1-1 or 0-0 overlap on either rising or falling edges

Pseudo-static dynamic latch

- Robustness considerations limit the use of dynamic FFs
 - coupling between signal nets and internal storage nodes can inject significant noise and destroy the FF state
 - leakage currents cause state to leak away with time
 - internal dynamic nodes don't track fluctuations in V_{DD} that reduces noise margins
- A simple fix is to make the circuit pseudostatic


- Above logic added to all dynamic latches









HW and Lecture for next week



- Homework #4 will be posted later today
 - Due Friday, Nov. 11, by 5pm
 - Covers latch design and multi-Vdd design
 - 2 big layout component → start early!
- Lecture next week
 - Given by Marco Donato
 - Finish lectures on sources of power dissipation
 - Start to cover memory SRAM and cache design







Why power matters

- Packaging costs
- Power supply rail design
- Chip and system cooling costs
- Noise immunity and system reliability
- Battery life (in portable systems)
- Environmental concerns



Power and energy figures of merit

- Power dissipation in Watts
 - determines battery life in hours
 - rate at which energy is taken from Vdd and converted into heat
- Peak power
 - determines power ground wiring designs
 - sets packaging limits
 - impacts signal noise margin and reliability analysis
- Energy efficiency in Joules
 - rate at which power is consumed over time
- Energy = power * delay
 - Joules = Watts * seconds
 - lower energy number means less power to perform a computation at the same frequency



CMOS energy & power equations

$$E = C_L V_{DD}^2 P_{0 \rightarrow 1} + t_{sc} V_{DD} I_{peak} P_{0 \rightarrow 1} + V_{DD} I_{leakage}$$


$$P = C_L V_{DD}^2 f_{0 \rightarrow 1} + t_{sc} V_{DD} I_{peak} f_{0 \rightarrow 1} + V_{DD} I_{leakage}$$

$f_{0 \rightarrow 1} = P_{0 \rightarrow 1} * f_{clock}$

Dynamic
power

Short-circuit
power


Leakage
power



Dynamic power vs. device size

- Device sizing affects dynamic energy consumption
 - gain is largest for networks with large overall effective fan-outs ($F = C_L/C_{g,1}$)
- The optimal gate sizing factor (f) for dynamic energy is smaller than for performance,
 - e.g., for chain of 2 inv., $F=20$


$$f_{opt}(\text{perf.}) = \sqrt{F} = 4.47, \text{ while } f_{opt}(\text{energy}) = 3.53$$
- Over sizing has worse implications for energy than for delay



Dynamic power as a function of V_{DD}

- Decreasing V_{DD} decreases dynamic energy consumption (quadratically)
- But, increases gate delay (decreases performance)


$$I_D \approx k \left[\frac{V_{DS}^2}{2} \right] \text{ in saturation}$$

$$t_p = \frac{C_L V_{DD} / 2}{I_{DS}} \Rightarrow t_p = \frac{C_L}{k V_{DD}}$$


➔ Determine the critical path(s) at design time and use high V_{DD} for gates on those paths for speed. Use a lower V_{DD} on the other gates, especially those that drive large capacitances (since this yields the largest energy benefits).


Multiple V_{DD} Considerations

- How many different voltages V_{DDi} ? → Two is relatively common
 - Many chips already have two supplies (core and I/O)
- When combining multiple supplies, level converters are required when a gate with lower V_{DD} drives a gate at higher V_{DD}
 - If gate at V_{DDL} drives a gate at V_{DDH} , the PMOS never turns off
 - cross-coupled PMOS transistors do the level conversion
 - NMOS transistors operate on a reduced supply
 - Level converters are not needed for a step-down change in voltage
 - Overhead of level converters can be mitigated by doing conversions at register boundaries and embedding conversion inside the flip-flop



Multiple V_{DD} Considerations


- cross-coupled PMOS transistors do the level conversion
- NMOS transistors operate on a reduced supply



See section 10.4.4 (pg. 409) for examples of level-converter flip-flops

Dual-supply inside a logic block

- Minimum energy consumption achieved if **all** logic paths are critical (have the same delay). *Why?*
- Clustered voltage-scaling
 - Each path starts with V_{DDH} and switches to V_{DDL} (gray logic gates) when delay *slack* is available
 - Level conversion is done in the flip flops at the end of the paths
 - Use standard cells to construct the dual- V_{DD} function block



HW#4 assignment

- Design standard cells that can connect to VDDH or VDDL

