






- Use carry-save-adders and avoid carry propagate at each cycle
- Use multiple adders (array multiplier) with carry save adder cells.
 - Can be easily and efficiently pipelined
 - Very simple and efficient layout in VLSI































| ि ब BROWN स्र प्र | | |
|---|--|--------------------------------------|
| CMOS energy & | & power eq | uations |
| $\mathbf{E} = \mathbf{C}_{\mathrm{L}} \mathbf{V}_{\mathrm{DD}}^{2} \mathbf{P}_{0 \to 1} + \mathbf{P}_{0 \to 1}$ | $t_{sc} V_{DD} I_{peak} P_{0 \rightarrow 1} +$ | $V_{DD} \; I_{leakage}$ |
| $P = C_L V_{DD}^2 f_{0 \to 1} +$ | $f_{0 \rightarrow 1} = P_{0 \rightarrow 1} * f_{clock}$ $t_{sc} V_{DD} I_{peak} f_{0 \rightarrow 1} +$ | V _{DD} I _{leakage} |
| Dynamic power | Short-circuit power | Leakage power |



















• Control directly (using low V_{th} devices)














| instition | Probabilities for Some-Basic Gates | |
|-----------|--|--|
| | | |
| NOR | $\frac{P_{0\to1} = P_{out=0} \times P_{out=1}}{(1 - (1 - P_A)(1 - P_B)) \times (1 - P_A)(1 - P_B)}$ | |
| OR | $(1 - P_A)(1 - P_B) \times (1 - (1 - P_A)(1 - P_B))$ | |
| NAND | $P_A P_B x (1 - P_A P_B)$ | |
| AND | $(1 - P_A P_B) \times P_A P_B$ | |
| XOR | $(1 - (P_A + P_B - 2P_AP_B)) \times (P_A + P_B - 2P_AP_B)$ | |
| | 0.25 A X Z 0.5 B Z | |
| For X: P | $P_{0\to 1} = P_0 \times P_1 = (1-P_A) P_A$ | |
| | = 0.75 x 0.25 = 0.1875 | |
| | $_{0\to1} = P_0 \times P_1 = (1 - P_X P_B) P_X P_B - (0.75 \times 0.5)) \times (0.75 \times 0.5) = 0.1523$ | |
| | | |

