



BROWN

Low Power VLSI System Design Lectures 2 & 3: Sources of Power and Logic-Level Power Estimation

Prof. R. Iris Bahar
EN2912
September 11 & 13, 2017



BROWN

Class webpage


- The webpage is now up and running:
<http://www.brown.edu/Departments/Engineering/Courses/engn2912>
- Last week's lecture has been posted

EN2912
Lecture 1-2



BROWN

Power of a Transition: P_{tran}




What goes into charging/discharging the capacitance C_L ?

EN2912
Lecture 1-3



BROWN

Charging a Capacitor



$$\text{Charge on capacitor, } q(t) = C v(t)$$

$$\text{Current, } i(t) = dq(t)/dt = C dv(t)/dt$$

EN2912
Lecture 1-4

$$i(t) = C \frac{dv(t)}{dt} = \frac{[V - v(t)]}{R}$$

$$\frac{dv(t)}{dt} = \frac{V - v(t)}{RC}$$

$$\int \frac{dv(t)}{V - v(t)} = \int \frac{dt}{RC}$$

$$\ln[V - v(t)] = \frac{-t}{RC} + A$$

Initial condition, $t = 0, v(t) = 0 \rightarrow A = \ln V$

$$v(t) = V[1 - e^{\frac{-t}{RC}}]$$

$$v(t) = V[1 - e^{\frac{-t}{RC}}]$$

$$i(t) = C \frac{dv(t)}{dt} = \frac{V}{R} e^{\frac{-t}{RC}}$$

Total Energy Per Charging Transition from Power Supply

$$E_{trans} = \int_0^{\infty} V i(t) dt = \int_0^{\infty} \frac{V^2}{R} e^{\left(\frac{-t}{RC}\right)} dt$$

$$E_{trans} = CV^2$$

Energy Dissipated per Transition in Resistance

$$E = R \int_0^{\infty} i^2(t) dt = R \frac{V^2}{R^2} \int_0^{\infty} e^{\frac{-2t}{RC}} dt$$

$$E = \frac{1}{2} CV^2$$

Energy Stored in Charged Capacitor

$$E = \int_0^{\infty} v(t)i(t)dt = \int_0^{\infty} V \left[1 - e^{-\frac{t}{RC}} \right] \frac{V}{R} e^{-\frac{t}{RC}} dt$$

$$E = \frac{1}{2} CV^2$$

EN2912
Lecture 1-9

Transition Power


- Gate output rising transition
 - Energy dissipated in pMOS transistor = $CV^2/2$
 - Energy stored in capacitor = $CV^2/2$
- Gate output falling transition
 - Energy dissipated in nMOS transistor = $CV^2/2$
- Energy dissipated per transition = $CV^2/2$
- Power dissipation:

$$P_{trans} = E_{trans} \alpha f_{ck} = \alpha f_{ck} CV^2/2$$

α = activity factor

EN2912
Lecture 1-10

Dynamic power dissipation



$$\text{Energy/transition} = C_L * V_{DD}^2 * P_{0 \rightarrow 1} \quad f_{0 \rightarrow 1}$$

$$P_{dyn} = \text{Energy/transition} * f = C_L * V_{DD}^2 * P_{0 \rightarrow 1} * f$$

$$P_{dyn} = C_{EFF} * V_{DD}^2 * f \quad \text{where } C_{EFF} = P_{0 \rightarrow 1} C_L$$

Data dependent \rightarrow a function of switching activity!

EN2912
Lecture 1-11

Lowering dynamic power

Capacitance:
Function of fan-out, wire length, transistor sizes

Supply Voltage:
Has been dropping with successive generations

$$P_{dyn} = C_L V_{DD}^2 P_{0 \rightarrow 1} f$$

Activity factor:
How often, on average, do wires switch?

Clock frequency:
Recent scaling back...

EN2912
Lecture 1-12


Components of Power

- **Dynamic**
 - Signal transitions
 - Logic activity
 - Glitches
 - Short-circuit
- **Static**
 - Leakage

$$\begin{aligned}
 P_{total} &= P_{dyn} + P_{stat} \\
 &= P_{tran} + P_{sc} + P_{stat}
 \end{aligned}$$

EN2912
Lecture 1-13


Short circuit power dissipation




Finite slope of the input signal causes a direct current path between V_{DD} and GND for a short period of time during switching when both the NMOS and PMOS transistors are conducting.

EN2912
Lecture 1-14

Impact of C_L on P_{sc}




Large capacitive load
BUT BOTH DEVICES ARE ON FOR A SHORT TIME
Output fall time significantly larger than input rise time.



Small capacitive load
BOTH DEVICES ARE ON FOR A LONG TIME
Output fall time substantially smaller than the input rise time.

EN2912
Lecture 1-16

I_{peak} as a function of C_L



When load capacitance is small, I_{peak} is large.

Short circuit dissipation is minimized by matching the rise/fall times of the input and output signals - slope engineering.

500 psec input slope


EN2912
Lecture 1-17

Summary: Short-Circuit Power

- Short-circuit power is consumed by each transition (increases with input transition time).
- Reduction requires that gate output transition should not be faster than the input transition (faster gates can consume more short-circuit power).
- Increasing the output load capacitance reduces short-circuit power.
- Has become less of an issue as voltages scale down.

EN2912
Lecture 1-18

Leakage (static) power dissipation



Sub-threshold current is the dominant factor.

All increase exponentially with temperature!

EN2912
Lecture 1-19

Leakage (static) power dissipation

- Reducing V_{DD} reduces dynamic power dissipation
- BUT... reduced V_{DD} also means reduced performance
- Improve performance by reducing V_{th}
- BUT... reduced V_{th} means increased leakage current


$$I_{leakage} \approx I_0 e^{\frac{V_{GS} - V_{th}}{nVT}}$$

- I_0 is a function of gate oxide, mobility, and size of device
- VT is the thermal voltage (26mV at $T=300K$)
- Even when $V_{gs}=0V$, $I_{leakage}$ is non-zero. The closer V_{th} is to zero, the larger the leakage current at $V_{gs} = 0V$.

EN2912
Lecture 1-20

Leakage as a function of V_{TH}

- Continued scaling of supply voltage and the subsequent scaling of threshold voltage will make subthreshold conduction a dominate component of power dissipation.



- Notice 90mV/decade V_T roll-off
- Each 255mV increase in V_T gives 3 orders of magnitude reduction in leakage (but adversely affects performance)

EN2912
Lecture 1-24

Summary: Leakage Power

- Leakage power as a fraction of the total power increases as clock frequency drops.
 - Turning supply off in unused parts can save power.
- For a gate it is a small fraction of the total power; it can be significant for very large circuits.
- Scaling down features requires lowering the threshold voltage, which increases leakage power
 - roughly doubles with each shrinking.

EN2912
Lecture 1-25

Problem: A Design Example

- A battery-operated 65nm digital CMOS device is found to consume equal amounts (P) of dynamic power and leakage power while the short-circuit power is negligible. The energy consumed by a computing task, that takes T seconds, is $2PT$.
- Compare two power reduction strategies for extending the battery life:
 - Clock frequency is reduced to half, keeping all other parameters constant.
 - Supply voltage is reduced to half. This slows the gates down and forces the clock frequency to be lowered to half of its original (full voltage) value. Assume that leakage current is held unchanged by modifying the design of transistors.

EN2912
Lecture 1-26

Solution: Part A. Clock Frequency Reduction

- Reducing the clock frequency will reduce dynamic power to $P/2$, keep the static power the same as P , and double the execution time of the task.
- Energy consumption for the task will be,

$$\text{Energy} = (P/2 + P) 2T = 3PT$$
 which is greater than the original $2PT$.

EN2912
Lecture 1-27

Solution: Part B. Supply Voltage Reduction

- When the supply voltage and clock frequency are reduced to half their values, dynamic power is reduced to $P/8$ and static power to $P/2$. The time of task is doubled and the total energy consumption is,

$$\text{Energy} = (P/8 + P/2) 2T = 5PT/4 = 1.25PT$$
- The voltage reduction strategy reduces energy consumption while a simple frequency reduction consumes more energy.

EN2912
Lecture 1-28

Probabilistic Analysis

- Dynamic power dissipation:

$$P_{trans} = E_{trans} \alpha f_{ck} = \alpha f_{ck} CV^2/2$$

α = activity factor


- How do we compute this activity factor probabilistically?
- View signals as a random processes

$$\text{Prob}\{s(t) = 1\} = p1$$

$$p0 = 1 - p1$$


$$0 \rightarrow 1 \text{ static transition probability} = (1 - p1) p1$$

$$\text{Power, } P = (1 - p1) p1 CV^2 f_{ck}$$



EN2912
Lecture 1-33

Signal Probabilities



EN2912
Lecture 1-34


Transition Probabilities for Basic Gates

	$P_{0 \rightarrow 1} = P_{out=0} \times P_{out=1}$
NOR	$(1 - (1 - P_A)(1 - P_B)) \times (1 - P_A)(1 - P_B)$
OR	$(1 - P_A)(1 - P_B) \times (1 - (1 - P_A)(1 - P_B))$
NAND	$P_A P_B \times (1 - P_A P_B)$
AND	$(1 - P_A P_B) \times P_A P_B$
XOR	$(1 - (P_A + P_B - 2P_A P_B)) \times (P_A + P_B - 2P_A P_B)$

EN2912
Lecture 1-35

Transition Prob. for Basic Gates

	$P_{0 \rightarrow 1} = P_{out=0} \times P_{out=1}$
AND	$(1 - P_A P_B) \times P_A P_B$



For Y: $P_1(Y) = 0.75$

$$P_{0 \rightarrow 1}(Y) = P_0(A) \times P_1(A) = (1 - P_1(A)) P_1(A)$$

$$= 0.75 \times 0.25 = 0.1875$$


For Z: $P_1(Z) = P_1(Y) P_1(B) = 0.75 \times 0.5 = 0.375$

$$P_{0 \rightarrow 1}(Z) = P_0(Z) \times P_1(Z) = (1 - P_1(Y) P_1(B)) \times P_1(Y) P_1(B)$$

$$= (1 - (0.75 \times 0.5)) \times (0.75 \times 0.5) = 0.234$$


EN2912
Lecture 1-36

Transition and Signal Probabilities



EN2912
Lecture 1-37

Signal Probabilities




X1	X2	X3	Y
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

$$\begin{aligned}
 P(y) &= x1x2 + (1 - x3) - x1x2(1 - x3) \\
 &= x1x2 + (1 - x3) - x1x2 + x1x2x3 \\
 &= 1 - x3 + x1x2x3 \\
 &= 0.625
 \end{aligned}$$

EN2912
Lecture 1-38


Correlated Signal Probabilities



Propagating probabilities may produce an incorrect result if there is reconvergent fanout

EN2912
Lecture 1-39

Example



$$\begin{aligned}
 Z &= xy + y' & \rightarrow & P(Z) = .5(.5) + .5 = .75 \\
 M &= (xy + y')(w) & \rightarrow & P(M) = .5(.5)(.5) + (.5)(.5) = .375 \\
 M &= y(xw) + y'(w)
 \end{aligned}$$

EN2912
Lecture 1-40

Transition Density

- $T = 2 p1 (1 - p1) = p0 p01 + p1 p10$
 $= 2 p10 p01 / (p10 + p01)$
 $= 2 p1 p10 = 2 p0 p01$
- How do you compute p01 or p10 ?
 — You need to know the switching activity (transition density) of the primary inputs and then you can propagate this forward.

EN2912
Lecture 1-41

Transition Density

- For some output $y=f(x_1, \dots, x_n)$, the signal activity (i.e. transition density) of y , $T(y)$, can be computed as:

$$T(y) = \sum_{i=1}^n P \left(\frac{\partial y}{\partial x_i} \right) T(x_i)$$

- In other words, we need to sum the contribution of switching activity at y due to each input x_i .

EN2912
Lecture 1-43

Boolean Difference

$$\text{Boolean diff}(Y, X_i) = \frac{\partial Y}{\partial X_i} = Y(X_i=1) \oplus Y(X_i=0)$$

- $\text{Boolean diff}(Y, X_i) = 1$ means that a path is sensitized from input X_i to output Y .
- $\text{Prob}(\text{Boolean diff}(Y, X_i) = 1)$ is the probability of transmitting a toggle from X_i to Y .
- Probability of Boolean difference is determined from the probabilities of cofactors of Y with respect to X_i .

EN2912
Lecture 1-44

Dynamic Power Computation


- For each primary input, determine signal probability and transition density for given vectors.
- For each internal node and primary output Y , find the transition density $T(Y)$, using supagate partitioning and the Boolean difference formula.
- Compute power,

$$\text{Power} = \sum_{\text{all } Y} 0.5 C_Y V^2 T(Y)$$

where C_Y is the capacitance of node Y and V is supply voltage.

EN2912
Lecture 1-45

Transition Density and Power




- What are the signal probabilities for Z and Y?
- What are the transition densities for Z and Y?
- What is the total power dissipated for the circuit?

EN2912
Lecture 1-46

Problem 1

- For equiprobable inputs analyze the 0→1 transition probabilities of all gates in the two implementations of a four-input AND gate shown below.
- Assuming that the gates have zero delays, which implementation will dissipate less average dynamic power?



EN2912
Lecture 1-48

Problem 1 Solution

Given the primary input probabilities, $P(A) = P(B) = P(C) = P(D) = 0.5$, signal and transition (0→1) probabilities are as follows:


Signal name	Chain		Tree	
	Prob(sig.=1)	Prob(0→1)	Prob(sig.=1)	Prob(0→1)
E	0.2500	0.1875	0.2500	0.1875
F	0.1250	0.1094	0.2500	0.1875
G	0.0625	0.0586	0.0625	0.0586
Total transitions/vector		0.3555		0.4336

Note that it's just signal F that matters here
 The tree implementation dissipates $100 \times (0.4336 - 0.3555) / 0.3555 = 22\%$ more average dynamic power.
This advantage of the chain structure may be somewhat reduced because of glitches caused by unbalanced path delays.

EN2912
Lecture 1-49


Problem 2

- Assume that the two-input AND gates in Problem 1 each has one unit of delay. Find input vector pairs for each implementation that will dissipate the peak dynamic power.
- Which implementation dissipates less peak dynamic power?



EN2912
Lecture 1-51


Problem 2 Solution



- For the chain structure, a vector pair $\{A B C D\} = \{1110\}, \{1011\}$ will produce four gate transitions as shown below.

EN2912
Lecture 1-52

Problem 2 Solution (Cont.)



- The tree structure has balanced delay paths, so it cannot make more than 3 gate transitions.
 $\{ABCD\} = \{1111\}, \{1010\}$ will produce three transitions
- The chain dissipates $100(4 - 3)/3 = 33\%$ higher peak power than the tree.

EN2912
Lecture 1-53

Power Calculation

- Power can be estimated if transition density is known for all signals.
- Calculation of transition density requires
 - Signal probabilities
 - Transition densities for primary inputs; computed from vector statistics

EN2912
Lecture 1-56

Observation

- Numerical computation of signal probabilities is accurate for fanout-free circuits.
- What about circuits with gates having multiple fanouts?

EN2912
Lecture 1-57

Remedies

- Use Shannon's expansion theorem to compute signal probabilities.
- Use Boolean difference formula to compute transition densities.

EN2912
Lecture 1-58

Shannon's Expansion Theorem

- Consider:
 - Boolean variables, x_1, x_2, \dots, x_n
 - Boolean function, $f(x_1, x_2, \dots, x_n)$
- Then $f = x_i f(x_i=1) + x_i' f(x_i=0)$
- Where
 - x_i' is the complement of x_i
 - Cofactors, $f(x_i=k) = f(x_1, x_2, \dots, x_i=k, \dots, x_n)$, $k = 0$ or 1

EN2912
Lecture 1-59


Expansion About Two Inputs

$$f = x_i x_k f(x_i=1, x_k=1) + x_i x_k' f(x_i=1, x_k=0) + x_i' x_k f(x_i=0, x_k=1) + x_i' x_k' f(x_i=0, x_k=0)$$

- In general, a Boolean function can be expanded about any number of input variables.
- Expansion about n variables will have 2^n terms.

EN2912
Lecture 1-60

Correlated Signal Probabilities



X1	X2	Y
0	0	1
0	1	0
1	0	1
1	1	1

Shannon expansion about the reconverging input, $X2$:

$$Y = X2 Y(X2=1) + X2' Y(X2=0) = X2 (X1) + X2' (1)$$

$$P(Y) = P(X2) (0.5) + P(1-X2) (1) = 0.5 (0.5) + (1-0.5) (1) = 0.75$$

EN2912
Lecture 1-61


Correlated Signals

- When the output function is expanded about all reconverging input variables,
 - All cofactors correspond to fanout-free circuits.
 - Signal probabilities for cofactor outputs can be calculated without error.
 - A weighted sum of cofactor probabilities gives the correct probability of the output.
- For two reconverging inputs:

$$f = x_i x_k f(x_i=1, x_k=1) + x_i x_k' f(x_i=1, x_k=0) + x_i' x_k f(x_i=0, x_k=1) + x_i' x_k' f(x_i=0, x_k=0)$$

EN2912
Lecture 1-62

Example




$$Z = xy + y'$$

$$M = (xy + y')(w)$$

EN2912
Lecture 1-63

Input Ordering




- Beneficial to postpone the introduction of signals with a high transition rate
- Note that transition activity at node F is the same for both implementations.

EN2912
Lecture 1-66

Logic Restructuring Revisited

- Logic restructuring: Changing the topology of a logic network to reduce transitions

$$\text{AND: } P_{0 \rightarrow 1} = P_0 \times P_1 = (1 - P_A P_B) \times P_A P_B$$



- Chain implementation has a lower overall switching activity than the tree implementation for random inputs
- Ignores glitching effects

EN2912
Lecture 1-67

BROWN

Glitching in Static CMOS Networks

- Gates have a nonzero propagation delay resulting in spurious transitions or glitches (dynamic hazards).

Unit Delay

EN2912
Lecture 1-68

BROWN

Glitching in an RCA

Input A and C_{in} switch from 000...0 \rightarrow 111...1

EN2912
Lecture 1-69

BROWN

Balanced Delay Paths to Reduce Glitching

- Glitching is due to a mismatch in the path lengths in the logic network; if all input signals of a gate change simultaneously, no glitching occurs

- So equalize the lengths of timing paths through logic

EN2912
Lecture 1-70

BROWN





Theorem 1

- For correct operation with minimum energy consumption, a Boolean gate must produce no more than one event per transition.

Output logic state changes
One transition is necessary

Output logic state unchanged
No transition is necessary


EN2912
Lecture 1-72



Theorem 2

- Consider a gate with n inputs. Given that events occur at the input of the gate with inertial delay d at times, $t_1 \leq \dots \leq t_n$, the number of events at the gate output cannot exceed

$$\min \left(n, 1 + \left\lfloor \frac{t_n - t_1}{d} \right\rfloor \right)$$



EN2912
Lecture 1-78

Minimum Transient Design

- Minimum transient energy condition for a Boolean gate:

$$|t_i - t_j| < d$$

Where

t_i and t_j are arrival times of input events and d is the inertial delay of gate

EN2912
Lecture 1-79