









































BROWN	Four-	Bit ALU
	maxdelay	Buffers inserted
	7	5
	10	2
	12	1
	15	0
Maximı	um Power Saving	gs (zero-buffer design):
		E Lectu









BROWN Solution 1: No Delay Increase The critical path(s) are shown by the dashed line (delay = 25ps). None of these gates on the critical path can be assigned a high V_T. Also, the 2 inverters that are on four-gate long paths cannot be assigned high threshold because then the delay of those paths will become 27ps. The remaining 3 inverters and the NOR gate can be assigned high V_T (shaded grey). Reduction in leakage power = $1 - (4 \times 1 + 7 \times 10)/(11 \times 10) = 32.73\%$ Critical path delay = 25ps

BROWN Solution 2: 30% Delay Increase Several solutions are possible. Notice that any 3-gate path can have 2 high threshold gates. Four and five gate paths can have only one high threshold gate. One solution is shown in the figure below where six high threshold gates are shown with shading and the critical path is shown by a dashed red line arrow. The reduction in leakage power = $1 - (6 \times 1 + 5 \times 10)/(11 \times 10) = 49.09\%$ Critical path delay = 29ps

EN2912

Lecture 1-44

