X. Han, Donato, M., R. Bahar, I., Zaslavsky, A., and Patterson, W., “Design of error-resilient logic gates with reinforcement using implications”, in Proceedings of the 26th edition on Great Lakes Symposium on VLSI - GLSVLSI '16, Boston, Massachusetts, USA, 2016. 2016GLSVLSIp191 Han.pdf DOI
